LP-GALS-C: A New Low-Power Globally Asynchronous Locally Synchronous Architecture for Symmetric-Key Cryptography
نویسندگان
چکیده
Internet security protocols are commonly used to provide secure connectivity over public insecure networks. Encrypting traffic, authentication and validating packets' integrity are all services provided by network security. These services implement symmetric-key cryptographic algorithms. Architectures that implement network security not only have to meet high computing demands, but they also have to be flexible enough to adapt to changing cryptographic parameters and to respond to changes in security standards. Mobile and secure communication are likely to be key building blocks of the future communication environment. This sets another burden on cryptographic architectures to be power efficient. In this paper we study some of the prominent cryptographic architectures. This study led to the development of a new architecture for Low-Power Globally Asynchronous Locally Synchronous processor for Cryptography (LP-GALS-C). We provide a detailed discussion of the top level architecture and some of the composing elements. We also show the advantages of LP-GALS-C over existing architectures and the micro-architectural solutions employed to reduce power requirements. Key-Words: Security Processors, Globally Asynchronous Locally Asynchronous Architectures, Low-Power Design
منابع مشابه
GALS design of ECC against side-channel attacks - A comparative study
Elliptic Curve Cryptography (ECC) represents the state-of-the-art of public-key cryptography. It is very computation intensive and hardware consuming for ASIC implementation. In this work, an ECC processor based on the Globally Asynchronous Locally Synchronous (GALS) design is presented. Attention has been paid on the resistances of GALS design against side-channel attacks (SCAs). The pausible ...
متن کاملImplementation of a Low-Power FPGA Based on Synchronous/Asynchronous Hybrid Architecture
This paper presents a low-power FPGA based on mixed synchronous/asynchronous design. The proposed FPGA consists of several sections which consist of logic blocks, and each section can be used as either a synchronous circuit or an asynchronous circuit according to its workload. An asynchronous circuit is power-efficient for a low-workload section since it does not require the clock tree which al...
متن کاملGALS system design: side channel attack secure cryptographic accelerators
The integrated circuit manufacturing technology improves almost daily, and enables designers to construct circuits that are both smaller and are able to work faster. While this increases the performance and allows more functions to be integrated on to micro-chips, it also poses significant challenges to designers. Conventional digital circuits rely on a global clock signal to function. These ci...
متن کاملSystem integration by request-driven GALS design
A novel request-driven globally asynchronous locally synchronous (GALS) technique for the system integration of complex digital blocks is proposed. For this new GALS technique, an asynchronous wrapper compliant is developed and evaluated. This proposed GALS technique is applied to a baseband processor compatible with the wireless LAN standard IEEE 802.11a. The developed GALS baseband processor ...
متن کاملLow Power GALS Interface Implementation with Stretchable Clocking Scheme
Complex SoC imply the seamless integration of numerous IPs performing different functions and operating at different clock frequencies. The integration of several heterogeneous components into a single system gives rise to new challenges. Major issue includes controlling the clock frequencies of the different modules. As chips become faster and larger, designers face significant challenges incl...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009